

Appl. No. 09/747,238  
Amdt. Dated November 21, 2005  
Reply to Final Office Action of September 20, 2005

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (Cancelled).
2. (Previously Presented) The method of claim 3 wherein prior to producing the secret value, the method further comprises:  
performing the periodic event; and  
generating the short term value.
3. (Previously Presented) A method comprising:  
receiving a first command from a second device by a first device, the first command being generated only once upon an initial power-up sequence by the second device;  
within a first device, in response to the first command, generating data for permanent storage in a protected area of internal memory of the first device that prevents subsequent modification of the data; and  
within the first device, producing a secret value being a combination of both (1) the data and (2) a short term value generated in response to a periodic event, the periodic event being a power-up sequence by a platform employing the first device.
4. (Previously Presented) The method of claim 3, wherein the second device is a chipset and the first device is an integrated circuit component including a processor, an internal memory within a protective package.
5. (Previously Presented) The method of claim 3, wherein prior to producing the secret value, the method further comprises:  
transmitting the data to the second device.

Appl. No. 09/747,238  
Amdt. Dated November 21, 2005  
Reply to Final Office Action of September 20, 2005

6. (Previously Presented) The method of claim 5, wherein prior to producing the secret value, the method further comprises:

receiving a second command from the second device by the first device; and  
generating the short term value internally within the first device in response to the second command.

7. (Original) The method of claim 6, wherein prior to or concurrently with producing the secret value, the method further comprises:

transmitting the short term value to the second device.

8. (Previously Presented) The method of claim 3, wherein the combination is a result produced by successively performing a hash operation on both the data and the short term value.

9. (Previously Presented) A method comprising:

generating a long term value within a first device, the long term value generated upon detecting an initial power-up sequence and receipt of information from a second device;  
permanently storing the long term value within a protected area of an internal memory of the first device;

providing the long term value to the second device communicatively coupled to the first device;

generating a short term value within the first device, the short term value is modified after each power cycle;

providing the short term value to the second device;

generating a secret value within the first device after each power cycle, the secret value being a combination of both the long term value and the short term value; and

generating the secret value within the second device based on the long term value and the short term value.

10. (Cancelled).

Appl. No. 09/747,238  
Amdt. Dated November 21, 2005  
Reply to Final Office Action of September 20, 2005

11. (Previously Presented) The method of claim 9, wherein prior to generating the long term value, the method further comprises:

transmitting a first command from the second device being an input/output control hub (ICH) to the first device being a trusted platform module (TPM).

12. (Previously Presented) The method of claim 9, wherein the long term value is generated in response to the initial power-up sequence when the first device is in communication with the second device.

13. (Original) The method of claim 12, wherein prior generating the short term value, the method further comprises:

transmitting a second command from the second device to the first device.

14. (Original) The method of claim 9, wherein the combination is a result produced by successively performing a hashing operation on both the data and the short term value.

15-19. (Cancelled).

20. (Previously Presented) A device comprising:

an internal memory; and

an asymmetric key generation unit to generate, in response to an initial non-repeating event, a unique long term value for permanent storage in a protected area of the internal memory and to generate, in response to a periodic event, a short term value for storage in the internal memory; and

a cryptographic engine to produce a secret value by combining both the long term value and the short term value.

21. (Original) The device of claim 20, wherein the periodic event includes a power-up sequence by a platform employing the device.

Appl. No. 09/747,238

Amdt. Dated November 21, 2005

Reply to Final Office Action of September 20, 2005

22. (Original) The device of claim 20, wherein the initial event includes an initial power-up sequence of the device when in communication with another device.

23. (Original) The device of claim 20, wherein the internal memory includes a non-volatile memory and a volatile memory.

24. (Original) The device of claim 20, wherein the cryptographic engine performs successive hashing operations on the long term value and the short term value when combining the long term value and the short term value.

25. (Previously Presented) A program loaded into platform readable memory for execution by a first device of a platform, the program comprising:

code to generate data for permanent storage in a protected area of internal memory of the first device in response to an initial non-repeating event; and

code to produce a secret value being a combination of both the data and a short term value that is generated in response to a periodic event.

26. (Original) The program of claim 25 further comprising:

code to generate the short term value in response to a periodic event.

27. (Original) The program of claim 25, wherein the periodic event includes a power-up sequence by the platform.

28. (Previously Presented) The program of claim 25, wherein the initial event is a first power-up sequence performed during assembly of the platform.